![]() Step-by-Step Doping Method of Phosphorous for High-efficiency and Low-cost Crystalline Silicon Cell
专利摘要:
The invention relates to the technical field of solar cell manufacturing, and to a high-efficiency low-cost step-by-step doping method of phosphorus for a crystalline silicon cell. The method comprises a depletion-type phosphorus diffusion, a high-concentration shallow layer diffusion and back-etching. The low-temperature low-phosphorus deposition is performed on a p-type silicon substrate by controlling the oxygen flow rate, the nitrogen flow rate, and the phosphorus oxychloride flow rate, and then the phosphorus in the phosphorosilicate glass is depleted by a long period of high-temperature drive-in to achieve a low surface concentration layer n+. A second deposition and drive-in are performed on the non-phosphorus glass to increase the surface concentration, and thus form a very thin high-concentration layer n++, which can be quickly etched away by back-etching. The distribution of phosphorus dopant in different regions can be independently and precisely controlled, to ensure a low doping concentration and a low recombination current in a non-electrode region, thereby ensuring a high open-circuit voltage. An electrode region has a high doping concentration, and has a good ohmic contact with a metal electrode, such that the fill factor is not compromised, thereby improving the photoelectric conversion performance of the cell on a whole. 公开号:NL2022765A 申请号:NL2022765 申请日:2019-03-19 公开日:2019-10-24 发明作者:Ding Jianning;Yuan Ningyi;Ye Feng 申请人:Univ Changzhou;Univ Jiangsu; IPC主号:
专利说明:
Field of the Invention The present invention relates to the technical field of solar cell manufacturing, and particularly to a step-by-step doping method of phosphorus for a high-efficiency and low-cost crystalline silicon cell, which comprises depletion-type phosphorus diffusion, high-concentration shallow layer diffusion and back-etching. 2. Description of the Related Art Photovoltaic power generation is one of the fastest growing renewable energy technologies in recent years, and crystalline silicon solar cells account for more than 90% of the global PV market. High photoelectric conversion efficiency and low cell manufacturing cost are a perennial subject of interest in the development of the photovoltaic industry. The high-efficiency crystalline silicon solar cells mainly combine advanced doping techniques, surface passivation techniques, light trapping techniques, and electrode fabrication techniques. High-efficiency crystalline silicon solar cells currently include mainly back passivated solar cells (a general designation of PERL and PERC), heterojunction with intrinsic thin layer (HIT) solar cells, and interdigitated-back-contact (IBC) solar cells. The distribution of a doping element in the crystalline silicon cell has a crucial influence on the transmission and collection of photo-generated carriers, which directly affects the conversion efficiency of the cell. A solar cell has a p-type crystalline silicon as a substrate. In the prior art, raw materials Ng, O2, and POCI3 are introduced to a surface of a p-type silicon chip at a high temperature, and chemically reacted, to form a layer of phosphorosilicate glass on the surface of the silicon chip; then the phosphorus atom is diffused into the silicon to form a phosphorus doped layer that is an n-type layer; and the n-type layer forms a pn junction with the p-type silicon substrate. The n-type layer on the surface of the p-type silicon is also known as an emitter. The emitter of a high-efficiency cell is a so-called selective emitter. That is, the phosphorous doping concentration is high (n++) in an emitter region under the metal grid line, which can reduce the series resistance of the cells, thereby increasing the fill factor of the battery. The phosphorous doping concentration is low (n+) in an emitter region that does not contact the grid line, which can reduce the minority carrier recombination, and increase the open circuit voltage of the cells. The selective emitter, that is, the specific spatial distribution of phosphorus is now achieved by the following processes: 1. One-step diffusion process: That is, in the diffusion process, the diffusion is partially blocked by a mask layer, and shallow junction and light-doping are formed in the mask region. This method is simple, but the mask may impact the uniformity of diffusion, and the coordination of dense diffusion and light diffusion cannot be well governed. This method has poor control accuracy for doping concentration distribution. 2. Two-step diffusion process; Mature lithographic masking technology in the manufacture of semiconductor chips is utilized in the process. First, a layer of silicon oxide is formed on the surface of silicon; a photoresist is spin-coated, and an electrode window is formed after exposure and development; the silicon oxide at the window is etched away; the photoresist is removed, and diffusion is performed to diffuse the phosphorus element into the window free of silicon oxide (that is, the position where an electrode is to be made later), where no phosphorus is diffused into the area covered with silicon oxide. Then all the silicon oxide on the surface of the crystalline silicon is removed, and the entire surface of the silicon chip is subjected to a second diffusion. Thus, a deep-junction heavy-diffusion region is obtained in the electrode region (because two diffusions occur here, so the diffusion concentration is high and the diffusion depth is large), and a shallow-junction light-diffusion region is obtained in the non-electrode region. A photolithography process is used in this method, and the low concentration doping and the high concentration doping are formed simultaneously at the second diffusion, which is disadvantageous for the precise control of doping in the two different regions; and the cost is high. 3. Phosphorus paste printing technology: That is, different concentrations of phosphorus slurry are printed and diffused at different locations. A high concentration of phosphorus slurry is printed in the electrode region, and a low concentration of phosphorus slurry is printed in the non-electrode region. Then the selective emitter is prepared by one high-temperature diffusion. This method has the problem of uneven junction depth. In addition, in the subsequent process, electrode grid lines are printed in corresponding areas, so a relatively high requirement is raised for the alignment accuracy. 4. Laser doping technology: This technology comprises depositing a phosphorus source on the surface of a silicon chip, followed by laser doping. However, laser doping is costly, and high-power laser can easily damage the surface of the silicon chip. The three parameters which have a great influence on the efficiency of the crystalline silicon cells include the peak concentration in the n++ region, the depth at a position in the n++ region where the phosphorus concentration is 5 x 1019/cm3, and the depth at a position in the n+ region where the phosphorus concentration is 1x1017/cm3. That is to say, on one hand, the doping concentration in the n++ emitter region needs to be high, and at the same time the thickness of the high-concentration doped n++ layer needs to be small. On the other hand, the surface phosphorus concentration of the non-electrode region n+ needs to be low, such that the Auger recombination and shockley-Read-Hall(SRH) recombination can be significantly reduced, to accomplish the manufacturing of a high-efficiency crystalline silicon cell. For a high-efficiency cell, these three parameters need be able to be precisely controlled at the same time. The existing methods have difficulty in achieving the control accuracy for the transverse and longitudinal spatial distribution of phosphorus required by high-efficiency crystalline silicon cells. SUMMARY OF THE INVENTION In order to achieve a desirable doping profile of phosphorus, the present invention provides a method comprising depletion-type phosphorus diffusion, high-concentration shallow layer diffusion and back etching. The method has a greater potential for improving the cell efficiency and a lower cost. A first low-temperature low-phosphorus deposition is performed on a p-type silicon substrate by controlling the oxygen flow rate, the nitrogen flow rate, and the phosphorus oxychloride flow rate, and then the phosphorus in the phosphorosilicate glass (PSG) is depleted by a long period of high-temperature drive-in to form a low surface concentration layer n+. A second low-temperature high-phosphorus deposition is performed on the non-phosphorus glass, followed by a second deposition drive-in, to increase the surface concentration, and form a high-concentration layer n++. This is advantageous in that on one hand, the glass layer on the silicon does not contain phosphorus due to the first drive-in, so that upon the second drive-in, the phosphorus source needs to diffuse down through the glass layer, thereby improving the controllability of shallow layer diffusion. This ensures that the high-concentration layer n++ is very thin. Finally, a protective paste is printed to protect the electrode region and chemical etching is performed. Since the high-concentration doped layer is very thin, the unprotected portion can be quickly etched away, and finally the protective paste is washed away, thereby completing the production of an emitter having high open circuit voltage and good contact. The distribution of phosphorus dopant in different regions can be independently and precisely controlled, to ensure that the non-electrode region has a low doping concentration and a low recombination current, thereby ensuring a high open-circuit voltage; and the electrode region has a high doping concentration, and has a good ohmic contact with a metal electrode, such that the fill factor is not compromised, thereby improving the photoelectric conversion performance of the cell on a whole. Preferably, the doping method of phosphorous for crystalline silicon cells specifically comprises the following steps: (A) performing a low-temperature deposition for 3-10 min by feeding a p-type silicon chip to a diffusion tube, wherein the deposition temperature is 750-800°C, the nitrogen flow rate is 10-15 slm, the oxygen flow rate is 200-600 seem, and the phosphorus oxychloride flow rate is 300-800 seem; (B) performing a first drive-in for 30-50 min by heating to 840-900°C at a heating rate of 10°C/min to form a low surface-concentration layer n+, wherein the nitrogen flow rate is maintained at 10-15 slm, the oxygen flow rate is maintained at 800-1600 seem, and the phosphorus oxychloride flow rate is stopped, the depth of the n+ layer is greater than 0.4 pm and the concentration is less than 6 x 1019. (C) cooling to 780-840°C at a cooling rate of 10°C/min wherein the nitrogen flow rate is maintained at 10-15 slm, and the oxygen flow rate is stopped; and performing a second deposition for 10-30 min, wherein the nitrogen flow rate is 10-15 slm, the oxygen flow rate is 200-600 seem, and the phosphorus oxychloride flow rate is 600-1200 seem; (D) performing a second drive-in for 10-25 min by maintaining the temperature at 780-840°C to form a high-concentration layer n++, wherein the nitrogen flow rate is maintained at 10-15 slm, the oxygen flow rate is maintained at 800-1600 seem, and the phosphorus oxychloride flow rate is stopped, the depth of the n++ layer is less than 50 nm and the concentration is greater than 4 x 1020; (E) cooling to 680-720°C at a cooling rate of 10°C/min, wherein the nitrogen flow rate is maintained at 10-15 slm, and the oxygen flow rate is maintained at 1600-2200 seem, and then removing the silicon chip from a boat; and (F) protecting the electrode region by printing a protective paste; performing chemical etching to etch away the unprotected portion; and finally washing away the protective paste, to produce an emitter having high open circuit voltage and good contact. Preferably, the emitter obtained by the doping method is independently and accurately controlled by the first and second drive-in; and the finally formed emitter is consistent in parameters with the drive-in processes, that is, the depth of the non-electrode region is greater than 0.4 pm, and the concentration is less than 6 x 1019; and the depth of the electrode region is less than 50 nm, and the concentration is greater than 4 x 1020. In order to obtain a low surface concentration and a deep junction in the non-electrode region, the flow rates of phosphorus oxychloride and oxygen are required to be not high during the diffusion. Therefore, the flow rates of phosphorous oxychloride and oxygen need to be controlled during the deposition process. However, a low concentration will result in the problem of uniformity, so the nitrogen flow rate is increased to improve the uniformity. Thus, in the case of a low phosphorus source, the phosphorus content in the phosphorosilicate glass (PSG) will be very low. After the first long period of drive-in, the phosphorus is driven into the silicon as much as possible. That is, the P content in PSG is depleted by means of one deposition of phosphorus oxychloride at a low temperature and a low flow rate for a short period of time, followed by high-temperature drive-in, to ensure that the content of doped phosphorus is low enough. A phosphorus doping profile of the Gaussian curve distribution is formed after a long period of high-temperature drive-in, thereby ensuring a low recombination current. This is used as a doping profile for the non-electrode region. The second drive-in of the phosphorus dopant is achieved with a high concentration of phosphorus source in a short period of time through a layer of non-phosphorus glass. The surface doping concentration of phosphorus is increased to ensure good ohmic contact in the electrode region. This layer is very shallow, and can be easily removed by back-etching, thereby ensuring that the non-electrode region retains the phosphorus doping profile attained after the first low-temperature deposition and high-temperature drive-in. Finally, the temperature is reduced to 700°C before the silicon chip is removed from the boat. During the period, oxygen is continuously introduced, to achieve an impurity absorption effect. This allows the internal metal ion impurities close to the surface of the silicon chip to be evolved into the PSG and removed. In the method of the present invention, the first low-temperature low-phosphorous deposition and high-temperature drive-in are performed for regulating the concentration distribution in the non-electrode region. In order to achieve a lower recombination current at the emitter, a low surface concentration of the pn junction, a large junction depth and a quasi-Gaussian curve are needed to be achieved. This allows the cell to achieve a high open-circuit voltage and short-circuit current. However, if the entire surface has such a distribution, the ohmic contact in the electrode region will become very poor. Therefore, a second deposition and drive-in are needed to be performed on the surface so that the silicon chip has a higher surface concentration, but this high-concentration region is relatively shallow. If the cell is prepared as such, although the ohmic contact of the electrode region becomes better, the recombination current of the non-electrode region is very high, and the efficiency is less good. Therefore, it is necessary to achieve a high doping in the electrode region and a low doping in the non-electrode region by combining the printing of a protective paste on the electrode region and chemically back-etching of the non-electrode region (where the shallow high-concentration region can be easily etched away), thereby precisely controlling the distribution of phosphorus dopant in different regions. As compared with the prior art, the invention has the following advantages: the method of the present invention requires neither lithography nor laser, and employs the conventional thermal diffusion and chemical etching methods. In the invention, the method comprises a first depletion-type phosphorus diffusion, a second high-concentration shallow layer diffusion and back-etching, the distribution of phosphorus dopant in different regions can be independently and precisely controlled, to ensure that the non-electrode region has a low doping concentration and a low recombination current, thereby ensuring a high open-circuit voltage; and the electrode region has a high doping concentration, and forms a good ohmic contact with a metal, such that the fill factor is not compromised, thereby improving the electrical performance on a whole. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 shows the temperature curves in the doping process of embodiment 1 and comparative embodiment 1. Fig. 2 shows comparisons of the phosphorus concentration profiles in the electrode regions (indicated by n++ in the figure) and the non-electrode regions (indicated by n+ in the figure) in embodiment 1 and comparative embodiment 1. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiment 1 The doping method of phosphorous for a crystalline silicon cell includes a first depletion-type phosphorus diffusion, a second high-concentration shallow layer diffusion and back-etching. The doping method comprises the following steps: Step 1: A first low-temperature deposition was performed for 5 min at a temperature of 785°C, a nitrogen flow rate of 13 slm, an oxygen flow rate of 250 seem, and a phosphorus oxychloride flow rate of 500 seem. Step 2: A first drive-in was performed for 40 min by heating to 860 °C at a heating rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1000 seem, and the phosphorus oxychloride flow rate was stopped, to form a low surface-concentration layer n+, wherein the surface concentration was 5.43 x 1019/cm3. Step 3: The temperature was reduced to 830°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the oxygen flow rate was stopped; and a second deposition was performed for 20 min at a nitrogen flow rate of 13 slm, an oxygen flow rate of 400 seem, and a phosphorus oxychloride flow rate of 800 seem. Step 4: A second drive-in was performed for 18 min by maintaining the temperature at 830°C while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1000 seem, and the phosphorus oxychloride flow rate was stopped, to form a high-concentration layer n++, wherein the surface concentration of the n++ layer was 5.55 x 1020. Step 5: The temperature was reduced to 700°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the oxygen flow rate was maintained at 2000 seem, and then the silicon chip was removed. Step 6: The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected portion, and finally the protective paste was washed away, to produce an emitter having high open circuit voltage and good contact. The comparison of the phosphorus concentration distributions of embodiment 1 and comparative embodiment 1 is shown in Fig. 2. It can be seen from Fig. 2 that the surface concentration in the electrode region of the present invention is 5.55 x 1020/cm3, and the concentration is increased relative to 4 x 1020/cm3 in the conventional diffusion. This is advantageous for the ohmic contact in the electrode region, thereby reducing the series resistance Rs and increasing the fill factor FF; and the junction depth is about 50 nm. Because the second deposition driven-in is shallower, the surface concentration in the non-electrode region is 5.43 x 1019/cm3 when the second deposition is etched away and a sheet 0 resistance is maintained at about 150 ohm, which is much lower than the concentration of 9 x 1019/cm3 (comparative embodiment 1) attained after etching in traditional diffusion. The recombination current of the corresponding emitter is greatly reduced, and the efficiency is increased. Embodiment 2 Step 1: A first low-temperature deposition was performed for 10 min at a temperature of 760°C, a nitrogen flow rate of 11 slm, an oxygen flow rate of 200 seem, and a phosphorus oxychloride flow rate of 400 seem. Step 2: A first drive-in was performed for 45 min by heating to 900 °C at a heating rate of 10°C/min while the nitrogen flow rate was maintained at 11 slm, the oxygen flow rate was maintained at 800 seem, and the phosphorus oxychloride flow rate was stopped, to form a low surface-concentration layer n+ Step 3: The temperature was reduced to 820°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 11 slm, and the oxygen flow rate was stopped; and a second deposition was performed for 25 min at a nitrogen flow rate of 11 slm, an oxygen flow rate of 300 seem, and a phosphorus oxychloride flow rate of 600 seem. Step 4: A second drive-in was performed for 25 min by maintaining the temperature at 820°C while the nitrogen flow rate was maintained at 11 slm, the oxygen flow rate was maintained at 850 seem, and the phosphorus oxychloride flow rate was stopped, to form a high-concentration layer n++. Step 5: The temperature was reduced to 700°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 11 slm, and the oxygen flow rate was maintained at 1800 seem, and then the silicon chip was removed from the boat. Step 6: The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected portion, and finally the protective paste was washed away, to produce an emitter having high open circuit voltage and good contact. 1 The emitter obtained by the doping method is independently and accurately controlled by the first and second drive-in; and the finally formed emitter is consistent in parameters with the drive-in processes, that is, the depth of the non-electrode region is 0.5 pm, and the concentration is 4 x 1019; and the depth of the electrode region is 40 nm, and the concentration is 6 x 1020. Embodiment 3 Step 1: A first low-temperature deposition was performed for 3 min at a temperature of 800°C, a nitrogen flow rate of 15 slm, an oxygen flow rate of 280 seem, and a phosphorus oxychloride flow rate of 560 seem. Step 2; A first drive-in was performed for 30 min by heating to 850°C at a heating rate of 10°C/min while the nitrogen flow rate was maintained at 15 slm, the oxygen flow rate was maintained at 1100 seem, and the phosphorus oxychloride flow rate was stopped, to form a low surface-concentration layer n+. Step 3: The temperature was reduced to 810°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 15 slm, and the oxygen flow rate was stopped; and a second deposition was performed for 15 min at a nitrogen flow rate of 15 slm, an oxygen flow rate of 450 seem, and a phosphorus oxychloride flow rate of 850 seem. Step 4: A second drive-in was performed for 15 min by maintaining the temperature at 810°C while the nitrogen flow rate was maintained at 15 slm, the oxygen flow rate was maintained at 1150 seem, and the phosphorus oxychloride flow rate was stopped, to form a high-concentration layer n++. Step 5: The temperature was reduced to 680°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 15 slm, and the oxygen flow rate was maintained at 2200 seem, and then the silicon chip was removed from the boat. Step 6; The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected 2 portion, and finally the protective paste was washed away, to produce an emitter having high open circuit voltage and good contact. The emitter obtained by the doping method is independently and accurately controlled by the first and second drive-in; and the finally formed emitter is consistent in parameters with the drive-in processes, that is, the depth of the non-electrode region is 0.45 pm, and the surface concentration is 4.5 x 1019; and the depth of the electrode region is 45 nm, and the surface concentration is 5.5 x 1020. Comparative Embodiment 1 Step 1: A first low-temperature deposition was performed for 5 min at a temperature of 785°C, a nitrogen flow rate of 13 slm, an oxygen flow rate of 250 seem, and a phosphorus oxychloride flow rate of 500 seem. Step 2: A drive-in was performed for 40 min by heating to 860°C at a heating rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1000 seem, and the phosphorus oxychloride flow rate was stopped. Step 3: The temperature was reduced to 700°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the oxygen flow rate was maintained at 2000 seem, and then the silicon chip was removed from the boat, to complete the phosphorous diffusion. Step 4: The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected portion, and finally the protective paste was washed away. The depth of the non-electrode region is 0.35 pm, the surface concentration is 9 x 1019, the depth of the electrode region is 60 nm, and the surface concentration is 4 x 1020. Comparative Embodiment 2 Step 1: A first low-temperature deposition was performed for 10 min at a temperature of 785°C, a nitrogen flow rate of 13 slm, an oxygen flow rate of 500 seem, and a phosphorus oxychloride flow rate of 1000 seem. Step 2: A drive-in was performed for 50 min by heating to 840°C at a 3 heating rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1500 seem, and the phosphorus oxychloride flow rate was stopped. Step 3: The temperature was reduced to 790°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the oxygen flow rate was maintained at 1800 seem, and then the silicon chip was removed from the boat, to complete the phosphorous diffusion. Step 4: The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected portion, and finally the protective paste was washed away. The depth of the non-electrode region is 0.4 pm, the surface concentration is 1.5 x 1020, the depth of the electrode region is 55 nm, and the surface concentration is 3.5 x 1020. Comparative Embodiment 3 Step 1: A first low-temperature deposition was performed for 5 min at a temperature of 785°C, a nitrogen flow rate of 13 slm, an oxygen flow rate of 250 seem, and a phosphorus oxychloride flow rate of 500 seem. Step 2: A first drive-in was performed for 20 min by heating to 860°C at a heating rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1000 seem, and the phosphorus oxychloride flow rate was stopped, to form a low surface-concentration layer n+. Step 3: The temperature was reduced to 830°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the oxygen flow rate was stopped; and a second deposition was performed for 20 min at a nitrogen flow rate of 13 slm, an oxygen flow rate of 400 seem, and a phosphorus oxychloride flow rate of 800 seem. Step 4: A second drive-in was performed for 18 min by maintaining the temperature at 830°C while the nitrogen flow rate was maintained at 13 slm, the oxygen flow rate was maintained at 1000 seem, and the 4 phosphorus oxychloride flow rate was stopped, to form a high-concentration layer n++. Step 5: The temperature was reduced to 700°C at a cooling rate of 10°C/min while the nitrogen flow rate was maintained at 13 slm, and the 5 oxygen flow rate was maintained at 2000 seem, and then the silicon chip was removed from the boat. Step 6: The electrode region was protected by printing a protective paste, chemical etching was performed to etch away the unprotected portion, and finally the protective paste was washed away. The surface concentration of the electrode region is 5.55 x 1020/cm3, and the junction depth is about 50 nm; however, the surface concentration of the non-electrode region is increased and is as high as 9.43 x 1019/cm3, and the depth is 0.45 pm. The test results of cell performance are shown in Table 1. Table 1. Cell performance parameters VocJscFFEff(mV)(mA /cm2)(%)(%)Comparative Embodiment1683.939.8180.5221.92Comparative Embodiment2683.539.8780.4121.89Comparative Embodiment3680.239.5480.1221.54Embodiment 1686.739.9380.7822.15Embodiment 2687.939.8780.8222.17Embodiment 3686.339.9180.7922.12
权利要求:
Claims (3) [1] Conclusions A method of stepwise doping of phosphorus for a high-efficiency and low-cost crystalline silicon cell, comprising the steps of: a depletion-type diffusion, which comprises performing a low-temperature low-phosphorus deposition on a p-type silicon substrate by controlling an oxygen flow rate, a nitrogen flow rate, and a phosphorus oxychloride flow rate, and performing a first insertion to deplete the phosphorus in a phosphorosilicate glass to form a low surface concentration layer n +; a high-concentration shallow layer diffusion, which comprises performing a low-temperature high-phosphor deposition on the non-phosphor glass and performing a second insertion to increase the surface concentration to form a high surface concentration layer n ++; and the back side etching, which includes chemically back side etching an unprotected non-electrode area, to provide an emitter with a high open circuit voltage and good contact. [2] A method of stepwise doping of phosphorus for a high-efficiency and low-cost crystalline silicon cell according to claim 1, comprising the specific steps of: (A) performing a low temperature deposition for 3-10 minutes by feeding a p-type silicon chip into a diffusion tube, the deposition temperature being 750-800 ° C, the nitrogen flow rate being 10-15 sim, the oxygen flow rate is 200-600 sccm, and the phosphorus oxychloride flow rate is 300-800 sccm; (B) performing a first insertion for 30-50 minutes by heating to 840-900 ° C at a heating rate of 10 ° C / min to form a low surface concentration layer n +, maintaining the nitrogen flow rate at 10-15 sim the oxygen flow rate is maintained at 800-1600 sccm, and the phosphorus oxychloride flow rate is stopped, and the depth of the n + layer is greater than 0.4 µm and the concentration is lower than 6 x 1019; (C) cooling to 780-840 ° C at a cooling rate of 10 ° C / min, the nitrogen flow rate being maintained at 10-15 sim, the oxygen flow rate being stopped; and performing a second deposition for 10-30 minutes, wherein the nitrogen flow rate is 10-15 sim, the oxygen flow rate is 200-600 sccm, and the phosphorus oxychloride flow rate is 600-1200 sccm; (D) performing a second insertion for 1-25 minutes by maintaining the temperature at 780-840 ° C, to form a high concentration layer n ++, maintaining the nitrogen flow rate at 10-15 sim, the oxygen flow rate is maintained at 800-1600 sccm, and the phosphorus oxychloride flow rate is stopped, and the depth of the n ++ layer is less than 50 nm and the concentration is greater than 4 x 1020; (E) cooling to 680-720 ° C at a cooling rate of 10 ° C / min, wherein the nitrogen flow rate is maintained at 10-15 sim, and the oxygen flow rate is maintained at 1600-2200 sccm; and subsequently removing the silicon chip from a boat; and (F) protecting an electrode area by printing a protective paste; performing a chemical etching process to etch away the unprotected portion; finally rinsing the protective paste to provide an emitter with a high open circuit voltage and good contact. [3] The method of stepwise doping of phosphorus for a high-efficiency and low-cost crystalline silicon cell according to claim 2, wherein the emitter obtained by the method of doping is independently and accurately controlled by the first and second insertion; and the emitter is consistent in parameters with the embodiments of the insert, wherein the depth of the nonelectrode region is greater than 0.4 µm and the surface concentration is lower than 6 x 1019; and the depth of the electrode area is less than 50 nm and the concentration is greater than 4 x 1020. 1/2 Temperature
类似技术:
公开号 | 公开日 | 专利标题 NL2022765B1|2019-11-04|Step-by-Step Doping Method of Phosphorous for High-efficiency and Low-cost Crystalline Silicon Cell US8921968B2|2014-12-30|Selective emitter solar cells formed by a hybrid diffusion and ion implantation process US9153728B2|2015-10-06|Ion implanted solar cells with in situ surface passivation Deng et al.2015|20.8% PERC solar cell on 156 mm× 156 mm P-type multicrystalline silicon substrate US8664015B2|2014-03-04|Method of manufacturing photoelectric device KR20100102255A|2010-09-24|Solar cell and manufacturing method of the same US9496430B2|2016-11-15|Method for forming patterns of differently doped regions KR101370126B1|2014-03-04|Method for forming selective emitter of solar cell using annealing by laser of top hat type and Method for manufacturing solar cell using the same JP2013520821A|2013-06-06|Method for forming selective contacts KR101085382B1|2011-11-21|Method for fabricating solar cell comprising selective emitter WO2016068711A2|2016-05-06|Back side contacted wafer-based solar cells with in-situ doped crystallized silicon oxide regions Duran et al.2009|Bifacial solar cells with selective B-BSF by laser doping US20130247981A1|2013-09-26|Solar cell fabrication using a pre-doping dielectric layer CN110739366B|2021-06-25|Method for repairing PERC solar cell back film laser grooving damage KR20140128374A|2014-11-05|Solar cells and methods of fabrication thereof AU2015267299B2|2020-03-19|Relative dopant concentration levels in solar cells US8993423B2|2015-03-31|Method for manufacturing solar cell Veschetti et al.2013|Industrial process leading to 19.8% on n-type CZ silicon Abbott et al.2006|N-type bifacial solar cells with laser doped contacts AU2017295312A1|2019-01-17|A method for manufacturing a photovoltaic device KR101406339B1|2014-06-16|Method for preparing selective emitter layer, selective emitter layer prepared by the same, and silicone solar-cell comprising the same KR101382047B1|2014-04-07|Method for fabricating selective emitter structure of solar cell US20200098945A1|2020-03-26|Process for producing a photovoltaic solar cell having a heterojunction and a diffused-in emitter region CN110931598A|2020-03-27|Manufacturing method of secondary annealed single crystal silicon SE-PERC battery CN114068759A|2022-02-18|Phosphorus doping method of P-type crystalline silicon battery
同族专利:
公开号 | 公开日 NL2022765B1|2019-11-04| CN109166794B|2019-10-11| CN109166794A|2019-01-08|
引用文献:
公开号 | 申请日 | 公开日 | 申请人 | 专利标题 US20120085398A1|2010-10-11|2012-04-12|Lee Jinhyung|Solar cell and method for manufacturing the same| CN102758256B|2012-07-11|2015-04-22|苏州阿特斯阳光电力科技有限公司|Phosphorus diffusion method for crystal silicon wafer| US20110003466A1|2009-07-02|2011-01-06|Innovalight, Inc.|Methods of forming a multi-doped junction with porous silicon| CN102263153A|2010-05-27|2011-11-30|宁波百事德太阳能科技有限公司|Improved diffusion method of solar cells| CN102332492A|2011-08-30|2012-01-25|绿华能源科技(杭州)有限公司|Method for manufacturing solar battery with selective emitter| CN103151428A|2013-03-26|2013-06-12|浙江晶科能源有限公司|Method for realizing selective emitter of crystalline silicon solar cell| CN107331731A|2017-07-04|2017-11-07|合肥市大卓电力有限责任公司|A kind of solar cell crystal silicon chip phosphorus diffusion method| CN107871660B|2017-11-07|2019-12-03|山西潞安太阳能科技有限责任公司|A kind of crystal silicon solar energy battery emitter phosphorus doping control method|CN109888054A|2019-01-16|2019-06-14|晶科能源科技(海宁)有限公司|A kind of preparation method of the not damaged selective emitter of photovoltaic cell| CN109860334B|2019-01-16|2021-03-12|晶科能源科技(海宁)有限公司|Matching HF/HNO3High-quality phosphorus diffusion method for system selective etching| CN110473938A|2019-08-08|2019-11-19|山西潞安太阳能科技有限责任公司|A kind of novel alkali throwing selective emitter making technology| CN112436063A|2020-11-13|2021-03-02|福建新峰二维材料科技有限公司|Preparation method of cast monocrystalline silicon heterojunction solar cell|
法律状态:
优先权:
[返回顶部]
申请号 | 申请日 | 专利标题 CN201810787181.5A|CN109166794B|2018-07-18|2018-07-18|A kind of multiple step format phosphorous doping methods of crystal silicon battery| 相关专利
Sulfonates, polymers, resist compositions and patterning process
Washing machine
Washing machine
Device for fixture finishing and tension adjusting of membrane
Structure for Equipping Band in a Plane Cathode Ray Tube
Process for preparation of 7 alpha-carboxyl 9, 11-epoxy steroids and intermediates useful therein an
国家/地区
|